A key concept in the emerging field of spintronics is the gate voltage or electric field control of spin precession via the effective magnetic field generated by the Rashba spin orbit interaction. Here, we demonstrate the generation and tuning of electric field induced Rashba spin orbit interaction in InAs nanowires where a strong electric field is created either by a double gate or a solid electrolyte surrounding gate. In particular, the electrolyte gating enables six-fold tuning of Rashba coefficient and nearly three orders of magnitude tuning of spin relaxation time within only 1 V of gate bias. Such a dramatic tuning of spin orbit interaction in nanowires may have implications in nanowire based spintronic devices.
gate bias. The SOI in the latter two cases is termed Rashba SOI with an effective Hamiltonian H R =×k)·Ê in which , the Rashba SOI coefficient is proportional to E and characterizes the spin-orbit coupling strength, and  and k are the Pauli spin matrices and electron wave vector respectively, Ê is unit vector of electric field. In many spintronic devices such as spin FET, the Rashba SOI is the relevant effect since it renders opportunity to electrically manipulate electron's spin without the need of external magnetic field.
While much initial studies of SOI effects in semiconductors were on planar twodimensional electron gas (2DEG) systems, [14] [15] [16] [17] [18] there is an increasing interest in the SOI effect in quasi-1D quantum wires fabricated from 2DEG, 19, 20 or nanowires synthesized by chemical means. [21] [22] [23] [24] [25] Magneto-transport study of the weak anti-localization (WAL) effect was performed in InAs [21] [22] [23] and InN nanowires 24 where short spin relaxation times were found, showing the existence of strong SOI. In some experiments, 21, 22 electron spin relaxation length was also found to be tunable by a factor of two via back gate. Besides III-V nanowires, for group IV semiconductor based p-type Ge/Si core/shell nanowires in which the SOI is expected to be small, a surprisingly strong and tunable SOI was observed via the back gate controlled WAL effect. 25 However, the SOI strength decreases with gate voltage, inconsistent with a simple Rashba interpretation of the observed gate tuning effect. 25 Thus a purely electric field induced generation and control of Rashba SOI in nanowire system is still lacking. A drawback in the conventional back or top gated device is that the gate not only imposes a static electric field on the carriers, but also modifies the Fermi momentum (through carrier density change), which both contribute to H R . Furthermore, the small dielectric constant and large thickness of conventional oxide dielectric layer has made it requiring more than 10 V in gate voltage to induce appreciable (e.g. a factor of two in Ref. 21, 22) change in SOI strength. It would be desirable if efficient electric field tuning of Rashba SOI can be achieved in nanowires to enable future spintronic devices with superior performance.
In this work, we have explored two approaches of electric field tuning of Rashba SOI in InAs nanowires. We first use a doubly gate device to demonstrate the purely electric field controlled Rashba SOI in InAs nanowire where Rashba coefficient  is tuned by a factor of two with 30 V between the gates. In contrast to prior experiments involving single gate, our doubly gated devices allow us to create an electric field across the nanowire without changing the electron density. This has allowed us to observe enhanced  for both positive and negative electric fields across the nanowire, attesting to the Rashba origin of SOI. In the second experiment, we demonstrate much more efficient tuning of  in InAs nanowire via gating through a solid electrolyte, polyethylene oxide (PEO) mixed with lithium perchlorate (LiClO 4 ). In the electrolyte gating, a strong electric field (E~10 7 V/cm) is generated at the surface of nanowire, enabling the six-fold tuning of 0.5-3×10 InAs nanowires were grown on silicon substrate capped with 100 nm electron-beam evaporated Al 2 O 3 . Gold nanoparticles with 20 nm or 40 nm diameters (Sigma Aldrich) were applied to the substrate as catalysts. The substrate was placed 13.5 cm away from the center of the furnace. The growth was carried out in 1-inch horizontal tube furnace (Lindberg/Blue M) at T=620ºC under the pressure of 1.0 Torr for 1 hour, followed by natural cool down. The nanowires are zinc blende structures along [111] growth direction. 26 To fabricate devices, the as-grown nanowires were sonicated and suspended in ethanol solution which was then dropped onto p-type degenerately doped silicon substrate which has 300nm silicon dioxide on surface through which back gate voltage can be applied. Photolithography and electron-beam evaporation were used to define 60 nm thick and 2 µm spaced Ti/Al or Ni electrodes as source and drain contacts. The sample was dipped in 0.5% hydrofluoric acid (HF) for 3 seconds before metal evaporation to remove native oxide and ensure ohmic contacts. To fabricate the top gate in the doubly gated devices, PMMA 950C2 was spin-coated on the chips of nanowires with patterned electrodes, yielding ~1 µm thick PMMA layer on top of the nanowires. Then aluminum top gate electrode was evaporated on top of the PMMA layer to overlay the nanowire channel. To fabricate nanowire FETs with solid electrolyte surrounding gate, the chip with nanowires supported on substrate was dipped in buffer HF for 1 minute after lift-off to partly remove silicon dioxide layer beneath the nanowires so that a small gap was created between the nanowire and substrate to suspend the nanowire. Then PEO/LiClO 4 (8:1 in weight ratio) dissolved in methanol was spincoated on the chip at a speed of 1500 rpm and the sample was baked at 90ºC until residual moisture and methanol were removed. Two-terminal nanowire devices were measured by low frequency lock-in technique in a Quantum Design PPMS cryostat under typical source drain bias of 100-200 V.
The schematic of doubly gated InAs nanowire device is shown as Fig.1a . 300 nm thick SiO 2 and ~1 µm PMMA serve as the bottom and top gate dielectrics. The device is similar to standard nanowire FET with both back and top gate except that here a floating voltage V (t-b)g is applied between the gates to induce E across the nanowire without changing the electron density n. Similar doubly gated device geometry was used recently to study E induced broken symmetry state in bilayer graphene. 27 The electron density n in nanowire is estimated to be 7000/m using the gate transfer measurement under the standard backgating configuration (supplemental material). Although the electron density remains unchanged with the application of E under this doubly gated configuration, we note that the conductance G of nanowire decreases when V (t-b)g is increased (Fig.1b) . This indicates that there is stronger scattering at the nanowire-PMMA interface when the electrons are attracted towards the PMMA side of the dielectrics at positive V (tb)g . Magneto-transport experiments were performed to elucidate the electric field manipulation of SOI effect. Magneto-conductance, G(B)=G(B)-G(B=0), measured at various V (t-b)g 's within ±1 Tesla perpendicular magnetic field B, are shown in Fig.1c for T=2 K. At small V (t-b)g 's, a positive magneto-conductance due to weak localization (WL) is observed. 28, 29 At large positive or negative voltages between the two gates, a negative magneto-conductance emerges around B=0, indicating the WAL effect [21] [22] [23] 25 where the strong SOI gives rise to a spin-orbit relaxation length (l so ) shorter than the phase coherence length (l  ) of electrons. This evolution from WL to WAL as |V (t-b)g | increases clearly shows the increased SOI at larger E in our study. In the quantum transport of diffusive electrons, WL arises from the constructive quantum interference between time-reversed loops of electron diffusion paths and causes a negative conductance correction. 28, 29 In the presence of SOI, electron's spin state is affected by the effective magnetic field induced by SOI thus the negative WL correction to conductance is suppressed. This is the essence of WAL in which the spin-orbit relaxation length l so is another important length scale besides l  . We use the WAL theory of magneto-conductance to quantitatively extract l  and l so and obtain the SOI strength. In our case, since the mean free path l~18 nm (supplemental material) is smaller than the nanowire diameter w=40 nm, we use the 1D-WAL model in the dirty metal region Note that this is the first time such polarization independent increase of is achieved upon gate voltage increase. Since  is proportional to |E| in the Rashba model, our data provide strong evidence that SOI being tuned by electric field here is indeed the Rashba SOI. In previous studies of WAL in either multiple 21 or single 22, 23 InAs nanowires with only backgating, so l and did not show such symmetrical response to gate voltage, presumably due to the complications of significantly changed carrier density upon application of V gate , which causes drastic changes in multiple factors (Fermi momentum/velocity and the number of 1D sub-bands, etc).
The requirement of tens of volts to tune  in doubly gated device is due to the limited E generated through thick dielectric layers. In the following we demonstrate a much more efficient control of  by electrolyte gating. We use PEO/LiClO 4 solid electrolyte as the surrounding gate dielectric in which Li + or 4 ClO  driven by gate voltage diffuse in a PEO matrix and stop at the nanowire-electrolyte interface. In this gating scheme, all the gate voltage is undertaken over very small distance at the surface of nanowire so that a large E is created (Fig.2a) . To ensure that the ionic gate covers all the surface of nanowire, we first suspended InAs nanowire and then applied PEO to create a surrounding gate. In such case, the gate voltage induced E on the nanowire is symmetric along the radial direction. Fig. 2b inset is a SEM image of suspended InAs nanowire obtained by etching the SiO 2 substrate underneath nanowire. Due to the large gate capacitance, the PEO/LiClO 4 electrolyte gate shows much stronger coupling than conventional back-gate, similar to electrolyte gated carbon nanotube and graphene FETs. [30] [31] [32] This is illustrated by the nearly 40 times stronger gate tuning of G by PEO/LiClO 4 electrolyte gate compared to that of backgate (Fig. 2b) . Observing a reduced l so at the same time would then suggest that increasing PEO gate voltage has drastically shortened the spin-orbit relaxation time,  so , through enhanced SOI. We find that conventional backgating cannot achieve such strong suppression of  so (or enhancement of SOI).
For the same device, we measured magneto-conductance at different back-gate voltages. The fitted l  and so l are included in Fig.2d for a direct comparison of the gate tuning effects between PEO gate and standard backgate. In contrast to PEO gating, backgating induces much weaker change in l so which even shows some increase when the backgate voltage is increased from 15 to 35 V as a result of enhanced D. This comparison clearly corroborates the advantage of strong electric field enabled by surrounding electrolyte gate to achieve efficient tuning of SOI. Prior experiments on tuning of  by conventional top gate in InGaAs quantum well, 14 InAs quantum well 18 and InGaAs quantum wire 19 We plot the electrolyte gate voltage tuned Rashba coefficient  vs. gate voltage in Fig. 3a for T=2-15 K. Within 1 V of PEO gate voltage,  exhibits six fold increase. In Fig. 3a , we also compare our electrolyte gate tuning of  in InAs nanowire with that obtained via conventional top gating in InGaAs quantum well, 14 InAs quantum well 18 or InGaAs quantum wire 19 . It is clear that solid electrolyte gate enables much more efficient tuning of SOI in InAs nanowire. We point out that the gate tuning of Rashba coefficient in our work is consistent with the known relation between  and the average electric field E :
0 e E    . Using 0 117   Å 2 , the Rashba constant for InAs, 33 our data in Fig. 3a would correspond to E~10 5 -10 6 V/cm, a reasonable value for our case since E is expected to decay rapidly from the peak value (~10 6 -10 7 V/cm) at the InGaAs quantum wire, T=0.6K, Ref. [19] InGaAs quantum well, T=0.4K, Ref. [14] V gate (V)
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nanowire surface toward the center of nanowire due to carrier screening (Fig. 2a) . 34 Therefore, we believe that other wrap around gate 3, 35 should work in a similar way to electrolyte surrounding gate as long as the gate is close to nanowire to make E large. The strong tunability of SOI in InAs nanowire by PEO gate is further highlighted in the wide dynamic range of spin-relaxation time  so varied here. As shown in Fig. 3b ,  so decreases sharply by nearly three orders of magnitude as V PEO-g increases to 1 V at T=2 K. By contrast, the electron dephasing time   only shows small changes as we increase gate voltage at each temperature. Here,  so and   are calculated from l so and l  using D obtained by the conductance and gate transfer measurements (Supplementary Information). The temperature dependences of   and  so are presented in Fig.3c and Fig.3c for different PEO gate voltages. The dephasing or phase coherent time   is seen to follow the T -2/3 power law, consistent with the dephasing mechanism being the electron-electron collisions with small energy transfers (or the 'Nyquist' dephasing). 28 On the other hand, the temperature dependence of spin relaxation time  so weakens as the electrolyte gate voltage or electric field increases. This behavior of  so indicates that different spin relaxation mechanisms (e.g.
D'yakonov-Perel' or Elliott-Yafet) may be dominating at the small or large Rashba spin-orbit field 12 and is an interesting subject for future study.
In summary, we have employed the double gate and electrolyte surrounding gate methods to induce and tune the Rashba SOI in InAs nanowires. The doubly gated device enables generation of Rashba SOI effect without changing the electron density in nanowire. As such the Rashba coefficient is seen to increase as the electric field strength increases, in both the positive and negative direction. Second, we demonstrate the electrolyte surrounding gate as a highly efficient gating method to tune the Rashba coefficient, due to the strong electric field imposed on nanowire. Our work here shows the promising aspects of gated InAs nanowire devices for nanoscale spintronics. (Fig.S1 ), the field effect carrier mobility µ at V g =0 V can be expressed as 
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Fig. S1 G vs. backgate voltage V g at various temperatures for InAs nanowire FET in Fig.1 of main text. To illustrate the strong gate tuning of PEO/LiClO 4 , we make comparison between electrolyte and back gate for the same device. Fig S2 show the experimental magnetoconductance G(B)-G(0) at various back gate voltages at T=4 K within ±1 Tesla. By increasing back gate voltages from 0 V to 35V, magneto-conductance in perpendicular magnetic field B(-1 to 1 Tesla) shows the crossover from weak localization(WL) to weak anti-localization(WAL). However, large back gate voltage up to 35 V is needed to achieve the crossover and still is not able to tune the magneto-conductance to completely negative, which indicates the weaker tuning of SOI than PEO/LiClO 4 electrolyte gating shown in Fig. 2c of main text. l  and so l are fitted by WAL theory and extracted as a function of backgate voltages at T=4 K shown by the blue symbols in Fig. 2d of main text. 
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